Traffic control schemes for ATM networks can be classified into two categories: reactive congestion control and preventive congestion control. Reactive congestion controlcan be effective in ATM local area networks as well as preventive congestion control. A possible scheme to realize efficient reactive congestion control is a switch architecture, which possesses buffers on both sides of input and output ports with a back-pressure function. Especially, when this switch is applied to ATM LANs for data transfer services, its performance should be evaluated by taking into account the bursty traffic, which is a main purpose of the current paper.
Introduction
An ATM (Asynchronous Transfer Mode) technology realizes B-ISDN (Broadband Integrated Services Digital Network) by asynchronously treating various multimedia information such as data, voice and video. The benefit of the ATM technique is enjoyed by a statistical multiplexing of multimedia traffic by dividing it into fixed size packets (called cells). Much efforts of researches, developments and standardizations have been extensively devoted to public wide area ATM networks. In addition, the ATM technology also seems to be promising for realization of new high speed local area networks (LANs) to cope with a rapid advance of high-speed and multimedia-oriented computers.
Traffic control is an important issue for an efficient utilization of network resources in an ATM based network including wide and local area networks. Traffic control schemes can be classified into two categories; reactive congestion control and preventive congestion control. The reactive congestion control is the way to resolve network congestion after its occurrence. The preventive congestion control is, on the contrary, to prevent a network from its falling into congestion. The latter is now widely recognized as an effective way in wide area networks since the propagation delay is not negligible and QOS (Quality Of Service) requirements should be preserved in a strict manner. In ATM LANs, however, the propagation delay is small and is used in a private environment. Hence, preventive congestion control becomes meaningful because of its easier implementation.
To implement preventive congestion control in ATM LANs, Fan et al. recently proposes a switch architecture which possesses buffers on both sides of input and output ports with a back-pressure function [1] . The back-pressure function is provided to avoid a temporary congestion by prohibiting transmission of cells from input buffer to output buffer when the number of cells in output buffer exceeds a some threshold value. The performance of this kind of the switch has been analyzed by Iliadis in [1, 2, 3] . However, he assumed that interarrival times of cells at each input port follow a geometric distribution. Especially when the above switch is applied to ATM LANs for supporting data transfer service, its performance should be evaluated by taking into account the bursty nature of arriving traffic, i.e., packets coming from the upper protocol layers. In this paper, we show the performance of an ATM LAN switch with back-pressure function against bursty traffic, that is, the continuously arriving cells (forming a packet) which are destined for the same output port are treated for the analysis. This paper is organized as follows. In section 2, an analytic model of the ATM switch we will evaluate is described. In section 3, the steady state probability of our model is derived. In section 4, the maximum throughput is derived based on the results of sections 3. Our subjects of investigation are extended to an imbalance traffic at input and output ports, and a mixture with stream traffic as well. In section 5, we derive the packet delay distribution. In section 6, the packet loss probability is derived by utilizing a Gaussian approximation. Finally, in section 7, we conclude our paper with some remarks.
Analytic Model
In this section, we describe an ATM LAN switch with back-pressure function followed by an introduction of our analytic model. The number of input ports (and output ports) is assumed to be N. Our ATM switch is equipped with buffers at both sides of input and output ports (see Fig. 1 ), and the buffer sizes are defined as N I and N O , respectively. The switching speed of cells from input buffer to output buffer is N times faster than the link speed, that is, at most N cells may be transferred from input buffer to output buffer in a time slot. It is called the back-pressure function to prohibit transmission of cells from input buffer to output buffer by signaling back from output buffer to input buffer when the number of cells in output buffer exceeds a some predefined threshold value [4] . By this control, a cell overflow at output buffer can be avoided (see Fig. 2 ). However, it introduces HOL (Head Of Line) blocking of cells at input buffer, which results in the limitation of the switch performance.
We assume that a stream of successively arriving cells forms a packet, and the number of cells in the packet follows a geometric distribution with mean BL. Let p denote the probability that a newly arriving cells belong to the same packet which is arriving at same input port. Thus, we have a relation;
We will assume that all cells are stored under first-in-and-first-out (FIFO) discipline at input buffer.
The practical threshold value at output buffer would be N O ; N as proposed in [4] . However, as an ideal case, we assume that the HOL cells are transferred from input buffer to output buffer at random until the output buffer is filled up. In other words, when the output buffer is fully occupied with cells, input buffers which have HOL cells destined for that output buffer receives the back-pressure signal to stop cell transmission. Then, all HOL cells are awaited at the head of each input buffer. As soon as the cell in output buffer are transmitted onto the output link, one of HOL cells is selected at random and transmitted to the output buffer. Therefore, it is considered that HOL cells destined for the same output port form a virtual queue which we will call a HOL queue. While HOL cells are actually stored at the HOL queue, it can be regarded that HOL packets form the HOL queue in our modeling. Therefore, in what follows, we will use "HOL cell" and "HOL packet" without discrimination.
The switch size N will be assumed to be infinity in the following analysis. By introducing the assumption of the infinite switch size, we can focus on one single output port and its associated HOL queue. The infinite switch size gives the performance limitation as shown in [2, 5] . For example, when compared with the finite case, the maximum throughput with the infinite case gives an upper limit. Further, it is known that the close value are obtained when N reaches at 16 or 32 when the cell interarrivals follow a geometric distribution [2] . In this paper, we will examine this fact in the case of bursty traffic in section 4.
In this paper, we will first assume the capacity of the input buffer N I to be infinity in obtaining the maximum throughput and the packet delay distribution. This assumption is realistic because the memory speed of the output buffer should be N times faster than the link speed. Thus, the capacity of the output buffer should be limited. On the other hand, the input buffer can be operated at the same speed as the link, which results in that the large capacity can be equipped. However, this assumption is relaxed for deriving the packet loss probability. As shown in section 6, the analysis will be appropriate however it can be expected accurately in the case of the large buffer size. In what follows, we consider a discrete time system in which its slot time equals to a cell transmission time on the input / output link.
Under assumptions described in the above, the system state is represented by two random variables Q k and H k , where Q k is the number of cells at some output buffer and H k is the number of HOL cells at input buffers associated with that output buffer, respectively. In the next section, the steady state probability of the doublet of two random variables (Q k , H k ) is derived.
Derivation of Steady State Probability
In the following sections, we focus on a single output port and its associated HOL queue without loss of generality. Let H k and Q k denote the random variables for the number of HOL cells and the number of cells in the output buffer at k-th slot, respectively. We further introduce A k for a random variable to represent the number of HOL packets newly arriving at the HOL queue at the beginning of k-th slot. By defining a symbol (x) + = m ax(0 x ), we have the following equations. 
Let B k be the number of the HOL packets which further generate HOL cells at the current k-th slot. When there exist i HOL packets in HOL queue, the probability that B k becomes j is:
and we have 
Since the switch size N is assumed to be infinity, arrivals of packets at input ports in time slot are assumed to follow a Poisson distribution [5] . Therefore,
In the above equation, p is the mean arrival rate of packets at each input port. By defining c as the mean arrival rate of cells at input ports, we have 
Once we have s n m n 0 m 0 , the steady state probability r n m , r n m = lim
is obtained from eqs. (10) and (12). 1. When the state is Q = 0 H = 0 ] , the output port becomes idle, i.e., we have r 0 0 = 1 ; (14) where is defined as the maximum throughput normalized by the link capacity. By our assumption that the size of the input buffer is infinity, the maximum throughput is equivalent to the cell arrival rate c in steady state if it exists. 2 . By considering all states that may be changed to state Q = n ; 1 H = 0 ] , we have (see Fig. 3) r n 0 = 1 s n 0 n;1 0 r n;1 0 ; n;1 X 
Maximum Throughput Analysis
In this section, we obtain the maximum throughput using the steady state probability derived in section 3, under balanced traffic condition in subsection 4.1, under output unbalanced traffic condition in subsection 4.2, and under input unbalanced traffic condition in subsection 4.3. We will further consider the case of a mixture of bursty and stream traffic in section 4.4.
Case of Balanced Traffic condition
In this subsection, a balanced traffic condition is assumed, that is, a mean packet arrival rate at every input ports is identical and each packet determines its output port with an equal probability 1=N.
In order to obtain the maximum throughput of our ATM switch, we consider the case where all input ports are saturated so that packets are always waiting in HOL queues. In this case, we have
where A i is the random variable which represents the number of arriving packets destined for output port i in a slot and H i is the random variable for the number of HOL cells destined for output port i. By dividing the above equation by N and letting N to be infinity, we have
where H is the average number of HOL cells, and can be expressed with r n m derived in section 3 as The maximum throughput can be obtained by substituting c in the above equation with and solving it for . Since H depends on , is solved iteratively by virtue of a standard iteration technique such as a bisection method [6] .
In Figs. 6 and 7, the maximum throughput is plotted against the average packet length BL and the output buffer size N O , respectively. These figures show that the packet length drastically degrades the maximum throughput. Further, we may observe that the size of output buffers must be larger than the average packet length to gain a sufficient throughput. 
Case of Unbalanced Traffic at Output Ports
In this section, output unbalanced traffic is treated following the approach presented in [ 
The packet arrival rate at each input port is identical. However, each packet arriving at the input port selects one of output ports in group O 1 with probability P G1 or one of output ports in group O 2 with probability P G2 . By assuming P G1 P G2 without loss of generality, the relative probability r O is denoted as
It is noted that the balanced traffic case is a special case by setting q O = 0, q O = 1 or r O = 0:5. Let P 1 and P 2 be the probabilities that an arriving packet is destined to an output port belonging to the O 1 and O 2 , respectively, we have from eqs. (22) and (23) 
The maximum throughput can be obtained by substituting c in the above equation with and solving for in the same manner presented in section 4.1.
In Figs. 9 and 10, the relations between q O and the maximum throughput are plotted for BL = 1 and BL = 10, respectively. These figures show that an unbalanced traffic and a larger packet size cause degradation of the maximum throughput.
Case of Unbalanced Traffic at Input Ports
In this subsection, we evaluate the performance of the switch under the unbalanced traffic condition at the input ports. Similarly to the previous subsection, input ports are divided into two groups I 1 and I 2 . Let q I be a ratio of the number of input ports belonging to the group I 1 defined as:
p1 and p2 are mean packet arrival rates at the groups I 1 and I 2 , respectively. Assuming that p1 p2 is assumed without loss of generality, we introduce r I as;
It is noted that the balanced traffic case is the special case by setting q I = 0 , q I = 1 or r I = 0 :5. We assume that each packet arriving at the input port chooses the output port with a same probability 1=N. 
where c1 is the mean packet arrival rate at each input port belonging to the group I 1 . The maximum throughput can be obtained by substituting c1 in the above equation with and solving for as in the same manner presented in subsection 4.1.
Figs. 11 and 12 show the maximum throughput dependent on q I for BL = 1 and BL = 10, respectively. These figures show that an unbalanced traffic condition and a larger packet size degrade the maximum throughput. The result for BL = 1 is almost same as that for output unbalanced traffic (see Fig. 9 ).
On the other hand, the result for BL = 1 0 show higher performance than that of output unbalanced traffic (see Fig. 10 ). This is because unbalanced traffic at input ports causes less HOL blocking than at output ports.
Case of Mixture with Stream Traffic
Finally, we derive the maximum throughput in the case where the bursty traffic and the stream traffic coexist. Here, we assume that the stream traffic occupies some portion of the link with constant peak rate. For example, this class of traffic can support an uncompressed video transfer service.
Let R denote the peak rate of stream traffic normalized by the link capacity. The switch can simultaneously accept m( b 1=Rc) calls of stream traffic. We assume that call arrivals of the stream traffic follow a Poisson distribution with mean CBR , and its service time (or call holding time) does an exponential distribution with mean 1= CBR . While both bursty and stream traffic share a link, cells from the stream traffic are given a higher priority. Namely, cells from stream traffic arriving at the input port are transferred to its destined output port prior to cells from bursty traffic [4] . By this control mechanism, it can be considered that bursty traffic can utilize 1 ; nR of the link capacity when n calls of stream traffic are accepted. We note here that if compressed video transfer service is accommodated as stream traffic, a more capacity can be utilized by the bursty traffic. Thus, the maximum throughput derived in the below should be regarded as the "minimum" guaranteed throughput for the bursty traffic.
Since the stream traffic is given a high priority, it can be modeled by a M/M/m/m queueing system. By letting n be the probability that n calls of stream traffic are accepted in steady state, we have (e.g., [7] )
Since the service time of steam traffic can be assumed to be much longer than cell or the packet transmission time of bursty traffic, an available link capacity to bursty traffic is regarded to be constant when the number of accepted calls of stream traffic is fixed. By letting n be the maximum throughput for bursty traffic when n calls of the stream traffic are accepted, we have [4] n = (1 ; nR) (39) where is defined as the maximum throughput of bursty traffic when all link capacity is allocated to bursty traffic, and has been already derived in subsection 4.1. Consequently, the "averaged" maximum throughput 0 is:
n n (40) Fig. 13 shows the maximum throughput of bursty traffic and stream dependent on an offered traffic load for stream traffic for N O = 50, CBR = 0:1, R = 0:2 and m = 5. From this figure, we can observe the natural idea that the larger the average packet length is, the smaller the maximum allowable throughput of bursty traffic is. Therefore, the available bandwidth allocated to the stream traffic should be limited in some way to avoid a degradation of bursty traffic efficiency to some degree. One possible approach is to decrease m, the maximum number of calls of stream traffic that the switch can accept. In Fig. 14 , the maximum throughput of both bursty traffic and stream traffic dependent on the offered traffic load for stream traffic for BL = 1 and several values of m. It shows that the performance degradation of bursty traffic can be avoided to some extent by limiting m.
Derivation of Packet Delay Distribution
In this section, we derive the derivation of the packet delay experienced at input buffer and at output buffer. The packet delay is defined as the time duration from when its first cell of the packet arrival at the input port of the switch to when the last cell is transmitted onto the output link. We divide the packet delay into the following three elements.
W I :
The packet waiting time at the input buffer from the arrival time of the first cell of the packet at the input buffer to its arrival time at the HOL queue.
W S :
The switching delay from the HOL queue to its destination output port; i.e., the time duration from the arrival time of the first cell at the HOL queue to the departure time of the last cell from the HOL queue.
W O :
The packet waiting time at the output buffer from the arrival time of the first cell at the output buffer to the departure time of the last cell from the output buffer.
It was assumed that the cell transmission from the HOL queue is performed by a random discipline for cells arriving in the same slot, and by a FIFO discipline for cells arriving in different slots. In the following subsections, we will derive the above three elements.
Switching Delay
For obtaining the switching delay W S , we examine the cell transmission behavior of the tagged packet arriving at the HOL queue. Let u m be the probability that the number of packets waiting in the HOL queue including the just arriving tagged packet equals to m, which is obtained as 
where a 0 j is the probability that the tagged packet arrives with j packets in the same slot, i.e., a 0 j = j a j P 1 k=1 ka k = j a j p
In what follows, we will refer a cycle to the time to transfer all cells of the tagged packet from the HOL queue to the output buffer. 
where a symbol is the convolution operator of two probability distributions. That is, for two probability distributions y 1 (k) and y 2 (k), it is defined as We further introduce W m (k) which is denoted as the transmission time distribution of the tagged packet conditioned on m, which is the number of HOL packets when the tagged packet arrives at the HOL queue.
Recalling that the packet length (the number of cells in the packet) follows a geometric distribution with parameter p, W m (k) is given by:
Hence, the mean switching delay W S is obtained as
Packet Waiting Time at Input Buffer
In order to obtain W I , we first consider the random variable W H , the time from when the first cell of the packet arrives at the HOL queue to when all cells belonging to the same packet are transferred to the output buffer. The derivation of distribution for W H is similar to that of W S , but in addition to the state of the HOL queue, the state of the output buffer should be taken into account. Let u n m be the probability that there are m packets in the HOL queue and n cells in the output buffer at the arriving instant of the tagged packet. It is determined as;
u n m = ( P m j=1 (r 0 m;j + r 1 m;j )a 0 j if n = 0 P m j=1 r n+1 m;j a 0 j otherwise (51)
We define C n m n 0 m 0 (k) as the probability distribution of a cycle time that the state was (n m) at the beginning of a cycle, and that the state becomes (n 0 m 0 ) at the beginning of the next cycle. It is noted that the current definition of the cycle is different from that in the previous subsection in the sense that it is observed at the HOL queue. More precisely, when the output buffer has space to accept, say these cells, three cells can be transmitted simultaneously in one slot from the HOL queue if those exist, and in the current definition of the cycle, it is counted as one slot. On the other hand, in the previous subsection, it is counted as three slots to derive the switching delay. 
The corresponding n-th moment W (n)
H is then given by
By considering a Geom/G/1 queueing system where the first and second moments of the service time is given by W (1) H and W (2) H , respectively, we have (see, e.g., [8] )
Packet Waiting Time at The Output Buffer
Since W O means the delay of the first cell of the packet in the output buffer, we simply have
including the transmission time of the last cell.
Numerical Examples
Figs. 15 and 16 show the relations between the offered load and the average packet delay for BL = 1 and BL = 3 , respectively. These figures show that the large offered load suddenly increase the average packet delay, and at the point where the offered load reaches at the maximum throughput, the average packet delay becomes saturated. Thus, an appropriate size of the output buffer makes it possible to sustain the increase of the average packet delay.
Approximate Analysis of Packet Loss Probability
In this section, the packet loss probability is derived utilizing a Gaussian approximation. In addition to the FIFO switch considered above, the RIRO (Random-In-Random-Out) switch [4] is also considered. In the RIRO switch, all cells at each input buffer are stored in logically separated buffers, each of which is associated with the destination output port, in order to avoid the HOL blocking. The packet loss probabilities for these two switches are approximately derived in the followings.
Case of FIFO Switch
At first, we consider a discrete time Geom/G/1 queueing system where the packet interarrival times follow a geometric distribution with parameter p . We define (z) as the probability generation function (PGF)
for the distribution of the number of packets arriving in a lost, which is given by (z) = 1 ; p + p z
Further, we let B(z) be the PGF of probability distribution of the service time of the customers. Its i-th derivative is defined by b (i) , i.e.,
The PGF of the unfinished work for this system is given as (see, e.g., [8] ):
where is the utilization obtained as:
The average and the variance of U(z) is derived as:
where u (2) is given by
In the current system of the FIFO switch, we can view the number of cells in the input buffer as the unfinished work. Therefore, the packet loss probability P L is approximately given as: 
Case of RIRO Switch
We assume that each input buffer is composed of N Geom/G/1 queues, each of which is associated with the output port. We further assume that each queue is served independently. This assumption is realistic if the switch performs an appropriate cell transmission scheduling [4] . Furthermore, by assuming a balanced traffic load condition, the mean packet arrival rate at j-th queue at the input buffer (dedicated to the output port j) is given as
By letting j (z) be the z-transform for the number of packets arriving in a slot, we have
We define V j as a random variable for the number of cells waiting at j-th queue in the input buffer. To prevent a single queue from occupying the whole input buffer, the threshold value T h is introduced for all queues, and the packet loss probability due to this threshold value T h is given by P(T h ) = P r V j > T h ]
The packet service time distributions for each queue are obtained from eq. (72) by letting be j , respectively.
Next, let U N be the random variable to represent the unfinished work defined as
By introducing U N (z) = V j (z) N for the PGF of U N , the average and the variance of U N are obtained as follows.
Let P L denote the probability that the number of cells at input buffer exceeds the physical buffer size N I , we have
Consequently, the packet loss probability for the RIRO switch, P(RIRO), is obtained as follows.
Numerical Examples
In Figs. 17 and 18 , the packet loss probabilities dependent on the offered load are plotted for BL = 1 and BL = 3 , respectively. For comparison purposes, we also provide the result of the output buffer switch [5] . Here, we set N I + N O = 30 in the cases of FIFO and RIRO switches and N O = 30 in the case of the output buffer switch. In both cases of FIFO and RIRO switches, the larger offered load results in sudden degradation of the packet loss probability. The FIFO switch shows the higher packet loss probability than the RIRO switch for the same buffer size due to HOL blocking. However, the FIFO switch can be implemented more easily, and its performance may be improved by large capacity of the input buffer, and it is superior to the output buffer switch when the offered load is limited to its maximum throughput. On the other hand, although the implementation of the RIRO switch would be more complicated, its performance is even higher than the output buffer switch.
Conclusion
In this paper, an ATM switch with input and output buffer equipped with back-pressure function was treated.
We have analyzed its performance under bursty traffic condition for applying it to ATM LANs. We have derived the maximum throughput and the packet delay distribution as well as the approximate packet loss probability under the assumption that the switch size is infinite. Consequently, we have shown that larger packet lengths drastically degrade the performance of the switch. However, it is possible to sustain such a degradation to some extent by larger output buffers. At least, the output buffer size comparable to the average packet length is necessary to gain a sufficient performance. Last, we note that our analytic approach described in the current paper can be applied to the other cases, e.g., the case where the switching speed is L (1 L N) times faster than the link speed (see, e.g., [9] ), or the case where, when L 0 (> L) cells are simultaneously destined for the same output buffer, (L 0 ; L) cells are lost or kept awaiting at the input buffer.
For further works, we should evaluate the performance of the network in which two or more ATM switches are interconnected. In such a network, even when a long term congestion introduces large queue length at the input buffer, cell losses may be avoided to send a back-pressure signal to the upper adjacent switches. Figure 18 : The packet loss probability vs. the offered load for BL = 3 .
